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capability to overcome the theoretical limit of the subthreshold swing (SS) of conventional MOSFETs (60 mV/dec at room temperature) [2] [3] [4] , leading to a reduction of the power consumption. TFETs with sub-60 mV/dec SS have already been demonstrated in [5] .
However, Si TFETs present very low ON-state current (I ON ) due to its high bandgap (1.1 eV). Different semiconductor materials with the lower bandgap can be used to increase I ON . Ge compounds [6] [7] [8] [9] and III-V materials [10] [11] [12] [13] [14] are examples with the lower bandgap that can be used to obtain higher I ON . The TFET design proposed in [10] is a vertical In 0.53 Ga 0.47 As device approach using the same material layer structure as for the horizontal devices studied in this paper.
Besides excellent potential for logic applications due to their improved switching characteristics (SS < 60 mV/dec), TFETs are also promising for analog applications, as reported in [15] [16] [17] [18] [19] [20] [21] [22] [23] , where in [20] and [22] , a comparison between TFETs and MOSFETs has shown better analog performance of TFETs. Some basic analog circuits have also been studied, not only presenting promising characteristics but also limitations [24] [25] [26] [27] , showing that the differential and common mode gains for the TFET differential pair were around 1-2 higher times than that for FinFETs [25] , with the TFET differential pairs being also less influenced by the temperature [26] .
The focus of this paper is the study of the influence of the indium amount and the HfO 2 thickness on the analog parameters of In x Ga 1−x As nTFETs with the Zn source diffusion from the gas phase. For these analyses, three different splits are considered, the first is In 0.53 Ga 0.47 As with a 3 nm of HfO 2 , the second is In 0.53 Ga 0.47 As with a 2 nm of HfO 2, and the last is In 0.7 Ga 0.3 As with a 3 nm of HfO 2 .
II. DEVICE CHARACTERISTICS
The studied devices are n-type In x Ga 1−x As homojunction TFETs fabricated by using the Zn gas phase diffusion. The device follows the approach introduced by the University of Tokyo [11] , [28] , and further optimized in [29] using the solid-source diffusion and in [30] using the gas phase Zn diffusion. A schematic representation of the fabricated In x Ga 1−x As nTFETs is presented in Fig. 1 .
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Three different splits were analyzed, two splits with a uniform In 0.53 Ga 0.47 As channel and the other one has an extra 8-nm In 0.7 Ga 0.3 As layer on top of the In 0.53 Ga 0.47 As channel, as can be observed in Fig. 1 , and the P++ source is doped with Zn using the gas phase diffusion [30] . The width is about 400 µm and the gate length is about 5 µm. More processing details can be found in [30] . . One can observe that I ON is higher for the In 0.7 Ga 0.3 As nTFET because of its lower bandgap (E g ) (E g , In 0.53 Ga 0.47 As = 0.752 eV and E g , In 0.7 Ga 0.3 As = 0.588 eV [31] ). Also, the reduction of the onset voltage (V ON ) contributes to the increase of I ON . Considering the effect of the reduction of the EOT, from 3 to 2 nm of HfO 2 in the In 0.53 Ga 0.47 As split, the I ON increases slightly due to the better electrostatic control, improving also the subthreshold characteristics, reaching sub-60 mV/dec values. In Fig. 2 , it is also possible to observe that I DS enhances when V GS increases. This enhancement is caused by the reduction of the tunneling length, which raises the BTBT generation rate, resulting in an increase of I DS . Not only the I DS is increased when enhancing the BTBT generation but also the hysteresis is improved (reduced), being lower for the In 0.7 Ga 0.3 As device with high I DS resulting in the hysteresis of 14 mV. The In 0.53 Ga 0.47 As device with a 2 nm of HfO 2 is the second best (16 mV). The In 0.53 Ga 0.47 As device with a 3 nm HfO 2 is less influenced by BTBT and presents the highest hysteresis (25 mV).
III. ANALYSIS AND RESULTS
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The transconductance (gm), which is given in Fig. 3 , presents the same tendency as I DS , showing the higher gm for the In 0.7 Ga 0.3 As, the lower gm for the In 0.53 Ga 0.47 As channel with a 2 nm of HfO 2 , and also an increase with V GS . Fig. 4 presents the output conductance (g D ) as a function of V GS for all the three analyzed splits. As V GS becomes higher, Experimentally normalized gm as a function of V GS for In 0.7 Ga 0.3 As and In 0.53 Ga 0.47 As (both EOTs) nTFETs, with V DS of 0.6 and 1 V.
g D increases (degrades) due to the higher V DS dependence of the effective energy window of overlap at the source-channel junction for higher V GS [32] . This energy window, where BTBT occurs, is the region limited by the valence band of the source, the conduction band of the channel and the drain, and also the Fermi levels. As V DS is increased, this energy Another important figure of merit for the analog performance is the transistor efficiency (gm/I DS ), where it is possible to study the transistor performance from weak to strong conduction regime (Fig. 5) . In the strong conduction regime, the dominant parameter is the gm. In this regime, all the samples present similar behavior at V DS = 1 V, due to their similar gm at the same I DS . However, at V DS = 0.6 V, the In 0.7 Ga 0.3 As presented a slightly better efficiency compared with In 0.53 Ga 0.47 As samples.
In the weak conduction regime (peak region), the efficiency is inversely related to the SS of the devices. The SS as a function of the normalized I DS is presented in Fig. 6 . In the efficiency curve, at weak conduction regime, it is noticeable that the In 0.53 Ga 0.47 As with a 2 nm of HfO 2 yields the best efficiency. This high efficiency is related to its sub-60 mV/dec behavior, as shown in Fig. 6 , where the In 0.53 Ga 0.47 As presents the best efficiency characteristics at weak conduction regime. Although the In 0.7 Ga 0.3 As sample demonstrates satisfactory results at the strong conduction regime, at the weak conduction regime, it exhibits a degraded efficiency, worse than both In 0.53 Ga 0.47 As samples. This degradation is related to its high OFF-state current (I OFF ), as can be observed in Fig. 2(B) , showing I DS for the low V DS polarization. Fig. 7 presents the I DS as a function of V DS , presenting the output characteristics of the studied devices. The early voltage (V EA ) is another important analog parameter that relates the output characteristics with the drain current (Fig. 8) . The V EA can be extracted by the intercept value with the V DS axis (I DS = 0) obtained by a linear extrapolation of the I DS as a function of V DS .
One can observe that for V DS = 1 V, V EA presents higher values than for V DS = 0.6 V, a behavior that is due to the higher I DS current. Moreover, for higher V DS , the device operates more in a saturation-like region; that is, it has less drain dependence, resulting in a higher V EA .
For low V GS , V EA is also low because it is dominated by the low I DS . As the V GS is increased, the current is enhanced, causing an improvement in V EA . However, increasing even more V GS , besides increasing I DS , the drain dependence also increases (g D degradation), resulting in a reduction of V EA for high V GS values.
The In 0.7 Ga 0.3 As device presents higher V EA due to its higher I DS and g D , especially for low V GS and V DS above 0.8 V. At low V GS bias, the output characteristic presents an anomalous behavior in the saturation-like region, as can be observed in Fig. 7 . In this case, for high drain bias, the TFET works like a diode, tunneling at the channel or drain junction, increasing the drain influence in I DS , and resulting in a degradation of V EA . The In 0.53 Ga 0.47 As device is more susceptible to this diode behavior than the In 0.7 Ga 0.3 As device due to the lower V ON of the last one.
One of the most important figures of merit for analog performance is the intrinsic voltage gain ( A V ), shown in Fig. 9 . This parameter can be calculated by the gm and g D ratio, or using V EA and the transistor efficiency, as can be seen in the following:
One can observe that there are two different behaviors of the samples, depending on the V GS applied. For low V GS , the In 0.7 Ga 0.3 As is the poorest performing device at V DS = 0.6 V, due to its high I OFF , which degrades the efficiency and g D . However, at V DS = 1 V, it presents A V values better than the In 0.53 Ga 0.47 As samples due to the more pronounced diode behavior of the In 0.53 Ga 0.47 As device at this bias.
For high V GS , it is noticeable that the In 0.7 Ga 0.3 As device has better A V than the In 0.53 Ga 0.47 As case, due to its better gm and V EA , independent of the V DS applied. Comparing the EOT scaling in the In 0.53 Ga 0.47 As nTFET at high V GS bias, it can be observed that the 2 nm HfO 2 device presents better A V values for V DS = 0.6 V, due to its better electrostatic coupling.
For V GS higher than 0.4 V, where the diode behavior is suppressed, one important characteristic that can be observed is the peak presented in the A V curve of all the samples. This A V peak can be related with the conduction mechanism of the drain current, and it can be investigated by using the activation energy (E a ), presented in Fig. 10 . The E a is obtained using temperature-dependent measurements, using the Arrhenius plot [23] . When the BTBT starts to dominate the transport, where A V starts to become more constant, gm has its maximum increase rate. Beyond that onset point the gm increase rate becomes lower (Fig. 3) . While gm presents this behavior, g D continues to increase in a more linear progression with the increasing V GS , and when g D starts to increase more than gm, A V starts to degrade, which in turns results in this peak in the A V curve. The A V s presented in Fig. 9 are compatible to Si NW-TFETs and better than the Si NW-MOSFETs reported in [22] , showing good analog characteristics.
IV. CONCLUSION
In this paper, the analysis of the basic analog parameters is done for three different splits, i.e., In 0.53 Ga 0.47 As with a 3 nm of HfO 2 , In 0.53 Ga 0.47 As with a 2 nm of HfO 2 , and In 0.7 Ga 0.3 As with a 3 nm of HfO 2 . In the In 0.7 Ga 0.3 As device, the bandgap is lower causing an improvement of the BTBT current and consequently enhancing I ON . In this device, the V ON is also lower, which improves I ON even more. Although this lower bandgap promotes an increase of gm, it also degrades g D , especially for low V GS bias. A competition between these factors, gm improvement and g D degradation, results in better A V for In 0.53 Ga 0.47 As at low V GS and in better A V for In 0.7 Ga 0.3 As at high V GS .
The use of a thinner EOT with the In 0.53 Ga 0.47 As channel causes an improvement of the electrostatic coupling, enhancing I DS , and consequently improving gm and A V , especially for higher V GS . The A V of the samples is compatible to Si NW-TFETs and better than Si NW-MOSFETs presented in [22] , but for lower V DS and V GS biases, proving itself to be useful for analog applications at low power and low voltage.
Although the In 0.7 Ga 0.3 As device presents a slightly higher efficiency for the strong current conduction regime, the In 0.53 Ga 0.47 As exhibits much better efficiency for the weak conduction regime. The In 0.53 Ga 0.47 As nTFET with a 2 nm of HfO 2 reveals the highest efficiency at weak conduction due to its SS, which reaches a minimum value of 56 mV/dec.
The A V peak found in all the samples can be related to the V GS corresponding with the onset of BTBT as the dominant transport mechanism. Near this V GS bias, the gm enhancement is the highest and this enhancement starts to decay beyond the onset point. When the gm increase rate starts to become smaller than the g D increase rate, which is more constant with V GS increase, it results in a degradation of A V , reducing its value for higher V GS .
